

APPLICATION FOR UNITED STATES LETTERS PATENT

of

Jeffery Steven Beck
4912 SW Roseberry Street
Corvallis, Oregon 97333

Matthew Michael Borg
36025 Cyrus Rd NE
Albany, Oregon 97322

for

**SAMPLE AND HOLD CIRCUIT AND ACTIVE PIXEL
SENSOR ARRAY SAMPLING SYSTEM UTILIZING SAME**

AGILENT TECHNOLOGIES, INC.
Legal Department, DL429
Intellectual Property Administration
P.O. Box 7599
Loveland CO 80537-0599

File No. 10030327-1

Certificate of Mailing Under 37 C.F.R. § 1.10

Express Mail Label No. ER534688429US

Date of Deposit: March 11, 2004

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: MS PATENT APPLICATION, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Signature

SAMPLE AND HOLD CIRCUIT AND ACTIVE PIXEL SENSOR ARRAY SAMPLING SYSTEM UTILIZING SAME

BACKGROUND OF THE INVENTION

[1] Active pixel sensor arrays, such as may be employed to advantage in
5 CMOS imaging arrays, are well known in the art. In such arrays, active pixels,
usually arrayed in columns and rows, generate an output voltage having a magnitude
related to the intensity of light of an image impinging on the pixels. The output
magnitudes are then quantized to permit digital storage and/or display of the image.

[2] Sampling circuits are generally utilized for reading the pixel voltage of
10 each pixel. To that end, the pixel voltage of each pixel is sampled and held by a
corresponding respective column sample and hold circuit. The pixel voltage of all
pixels in a row of pixels are sampled in parallel.

[3] Following sampling of the row of pixels, a reset voltage associated with
each pixel is also sampled. Hence, associated with each pixel voltage sample and
15 hold circuit is a reset voltage sample and hold circuit. The need for such reset
voltages is well known in the art. The reset voltages for all pixels in a row of pixels
are also sampled and held in parallel following the pixel voltage sampling.

[4] With each pixel and reset voltage sampled and held for each pixel in a
row of pixels, the pixel voltage and reset voltages for each pixel are then read
20 together for storage or display. The pixel and reset voltage for each pixel when read
may be inputted to a differential amplifier which subtracts the pixel voltage from the
reset voltage to provide a differential voltage which is then quantized for storage and
display. The pixel and reset voltages of the pixels are read in series, one pixel at a
time, until all of the pixel and reset voltages of a row of pixels are read. Then, the
25 next row of pixels are addressed and the above process is repeated.

[5] The need for accurate and reliable pixel voltage and reset voltage
reading is critical to a quality image reproduction. Any sampling errors, especially
those of a repetitive nature, can result in, for example, column wise noise and
unwanted horizontal stripes in the final image. Such image imperfections may be
30 readily perceptible by the human eye.

[6] Prior sampling circuits have utilized differential source-follower-type buffers for sampling and holding pixel and reset voltages. These circuits suffer from sources of error such as source-follower transistor mismatch, current source mismatch, sampling error mismatch, and signal dependent charge injection. All of these errors can be coherent in nature and result in perceptible column-wise error. The present invention is therefore generally directed to a sample and hold circuit which may be employed to advantage in active pixel sampling array systems which avoid the coherent errors mentioned above.

SUMMARY OF THE INVENTION

[7] In accordance with one aspect of the present invention, an active pixel sensor array sampling system comprises at least one video circuit that generates a video voltage from each one of a group of pixels and at least one reset circuit that generates a reset voltage associated with each one of the pixels in the group of pixels. One of the at least one video circuit and at least one reset circuit comprises a closed loop sample and hold circuit.

[8] The closed loop sample and hold circuit may comprise, for example, a single ended common source amplifier. The amplifier may include a capacitor for holding one of the video voltages and the reset voltages. The sample and hold circuit may further include an amplifier having an input and an output and switches that place its capacitor across its input and output.

[9] The pixels of the system are preferably arranged in columns and rows. The at least one video circuit preferably comprises a plurality of video amplifiers, each video amplifier being associated with a respective column of pixels. The at least one reset circuit preferably comprises a plurality of reset amplifiers, each reset amplifier being associated with one of the video amplifiers.

[10] In accordance with a further embodiment of the invention, an active pixel sensor array sampling system comprises a video circuit that generates a video voltage for each one of a group of pixels and a reset circuit associated with a video circuit that generates a reset voltage associated with each of the pixels in the group of pixels. The video circuit and the reset circuit each comprise a closed loop sample and hold circuit.

[11] In a further embodiment, the present invention provides a video amplifier. The video amplifier may be utilized to advantage for sampling an active pixel sensor array. The video amplifier preferably comprises a closed loop sample and hold circuit.

5 [12] According to a further embodiment of the invention, an integrated circuit includes a video amplifier for use in sampling an active pixel sensor array. The video amplifier of the integrated circuit comprises a closed loop sample and hold circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[13] The foregoing aspects and many of the attended advantages of this
10 invention will become more readily appreciated as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

[14] **FIG. 1** is a block diagram of an active pixel sensor array sampling system embodying the present invention;

15 [15] **FIG. 2** is a schematic circuit diagram of a video and reset amplifier pair which may be used to advantage in the system of **FIG. 1** and which embodies the present invention; and

[16] **FIG. 3** illustrates a series of waveforms of control signals which may be utilized to advantage in the system of **FIG. 1**.

20 DESCRIPTION OF THE INVENTION

[17] The following discussion is presented to enable a person skilled in the art to make and use the invention. The general principals described herein may be applied to embodiments and applications other than those detailed below without departing from the spirit and scope of the present invention. The present invention is
25 not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principals and features disclosed or suggested herein.

[18] Referring now to **FIG. 1**, it illustrates an active pixel sensor array sampling system **100** embodying the present invention. The system **100** is formed in

an integrated circuit 13, such as a CMOS integrated circuit. The system **100** includes a differential amplifier **16** which provides a differential voltage for each pixel representing the difference between the pixel voltage and the pixels associated reset voltage. The video circuit further includes a plurality of video amplifiers **102, 104,**
5 **106, 108, 110,** and **112**. Each of the video amplifiers is associated with one of the columns of pixels. The reset circuit includes a plurality of reset amplifiers **103, 105, 107, 109, 111,** and **113**. Each of the reset amplifiers is associated with one of the column video amplifiers. Hence, each column of pixels has associated with it a video amplifier and a reset amplifier.

10 **[19]** The video and reference amplifiers of **FIG. 1** are coupled to the differential amplifier **16** through a switch associated with each amplifier. To that end, video amplifier **102** is selectively coupled to input **50** of the differential amplifier **16** by a switch **122**. Similarly, reset amplifier **103** is coupled to the input **52** of the differential amplifier **16** by its associated switch **123**. Similarly, each pair of video and
15 reset amplifiers includes a pair of switches. The switches of each pair of video and reset amplifier switches open and close together. The switch pairs close when a pixel and reset voltage of its associated pixel is read and transferred to the differential amplifier **16**.

[20] **FIG. 2** shows a circuit diagram of a video amplifier and reset amplifier pair which may be utilized in an active pixel array sampling system embodying the present invention. The video amplifier **140** of the amplifier pair includes an
20 amplifier **142**, switch **146**, capacitor **148**, and switches **150, 152,** and **154**.

[21] The reference amplifier **160** includes an amplifier **162**, a switch **166**, a capacitor **168**, and switches **170, 172,** and **174**. The video amplifier circuit **140** and
25 reference amplifier **160** operate in the same manner. As will be seen hereinafter, each of the amplifiers **142** and **162** is a single ended common source amplifier. The switches **146** and **166** couple the video and reset amplifiers to the differential amplifier when a pixel and reset voltage of a pixel associated with the circuits **140** and **160** are read.

30 **[22]** Since the operation of circuits **140** and **160** is identical, only the operation of the circuit **140** will be described in detail herein. Reference may be had

to **FIG. 3** during this description which shows various control signals for controlling the switches **150**, **152**, and **154**.

[23] When a video voltage is to be sampled and held, switch **150** starts out closed to input the pixel voltage. Switch **152** is also closed and switch **154** is opened. This may be seen from the control signals of **FIG. 3** wherein control signal **210** which controls switch **150** is high, control signal **212** which controls switch **152** is high, and control signal **214** which controls switch **154** is low. When the control signals are high, their corresponding switches are closed, and when the control signals are low, the corresponding switches are open. Also at this time, switch **146** is open under control of control signal **222**.

[24] With switch **152** closed, the amplifier **142** is caused to be in unity gain feedback. Hence, there is no gain around the amplifier **142**. The output is fed back to the input of amplifier **142** by switch **152** and remains at a constant common mode level.

[25] When a pixel voltage is brought into the circuit **140**, it appears at one of the plates of capacitor **148**. Now, a charge is on capacitor **148** which is equal to the voltage difference across the capacitor. This voltage difference is the inputted pixel voltage on one side of the capacitor and the common mode level of the amplifier **142** on the other. That voltage, multiplied by the capacitance value of capacitor **148**, is the charge across the capacitor. Hence, at this time, the video voltage has been sampled.

[26] Next, as will be noted from control signal **212** going low, switch **152** opens to cause the input pixel voltage to be held. The charge on capacitor **148** cannot now be changed because there is no DC path for charge to leak on the amplifier side of capacitor **148**.

[27] Next, as may be seen from control signal **210** going low, switch **150** opens to disconnect the input node of capacitor **148** from the amplifier circuit. Now, both sides of capacitor **148** are floating so that again, no charge can be lost from the capacitor **148**. At this point and time, the sampling and holding of the video voltage is complete. Now, as will be noted from control signal **214** going high, switch **154** closes completing the connection from the input side of capacitor **148** to the

output **143** of amplifier **142**. This causes the output **143** of the amplifier **142** to be identical to the voltage that was at the input node of capacitor **148** during the sampling period. Hence, the pixel voltage is now available at output **143** when the pixel voltage is to be read.

5 **[28]** The foregoing procedure is repeated by circuit **160**. This causes the reset voltage to be sampled and held.

10 **[29]** When the pixel voltage and reset voltage of each pixel in a row of pixels have been sampled and held, they are now ready to be read in series, one at a time. During a reading of the video voltage of circuit **140** and reset voltage of circuit **160**, as will be noted by the control signal **222** going high, switches **146** and **166** are closed to place the video voltage at input **50** of the differential amplifier **16** and the reset voltage at input **52** of the differential amplifier **16**.

15 **[30]** While particular objects and advantages of the present invention have been shown and described in the illustrated embodiments, modifications may be made. It is therefore intended in the appended claims to cover all such changes and modifications which fall within the true spirit and scope of the invention.